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Abstract − This paper presents a comparative study
of three low-noise amplifiers for neural recording appli-
cations. The topologies are thoroughly analysed in terms
of area, power consumption and noise performance. Fur-
ther, the theoretical results are confirmed by simulations
of transistor-level implementations in a 0.13μm CMOS
technology at 1.2V supply voltage.
Index Terms − Amplifier, low power, low noise, neu-
ral recording, biomedical applications.
I. INTRODUCTION.
During the last years, there has been a growing
interest on the design of neural recording interfaces
with wireless transmission capabilities for the unteth-
ered measurement of brain activity [1-3]. These inter-
faces are expected to play a significant role both in
clinical (as part of therapeutic procedures in patients
with neurological diseases) and neuroscience applica-
tions. These systems are essentially composed by a set
of microelectrodes to capture the neural activity, fol-
lowed by a bank of low-noise amplifiers (LNAs) for
signal conditioning and a mixed-signal circuitry to dig-
itize and process the acquired data prior to wireless
transmission. A key element in this architecture is the
LNA which must be able to boost the weak signals
detected by the microelectrodes and filter out the unde-
sired frequency components, under severe area and
power consumption constraints. 
Different proposals can be found in the literature
to efficiently solve the challenging noise-power-area
trade-off demanded by neural LNAs [4-7]. In this
paper, three of these approaches are reviewed and eval-
uated, paying special attention to their noise perform-
ances. Focus will be made in those realizations
targeting the detection of action potential-generated
spikes [8]. The frequency content of the spike genera-
tion activity ranges from about 200Hz to 7kHz and the
peak amplitude of the waveforms are typically of the
order of about 1mV (it depends on a number of factors,
including electrode geometry and proximity to a cell
body). LNAs for this application often require mid-
band gains of 40dB or higher, an input-referred noise
level in the order of 3μVrms and an effective resolution
above 7 bits. 
After presenting the three approaches in Section
II, Section III shows the performance of corresponding
transistor-level realizations in a 0.13μm CMOS tech-
nology for a 1.2V supply voltage. At the light of the
theoretical treatment and the electrical simulations pre-
sented in the previous sections, Section IV summarizes
the results of the comparative study. 
II. LOW NOISE AMPLIFIER TOPOLOGIES
Table I shows the three topologies for neural spike
recording considered for analysis. They are referred to
as Capacitive Feedback Network (CFN) [1],[2],[5],[7],
Miller Integrator Feedback Network (MIFN) [4] and
Capacitive Amplifier Feedback Network (CAFN) [6]
amplifiers. Assuming that all the Operational
Transconductance Amplifiers (OTAs) are described by
single-pole networks†, the transfer functions of the
three topologies are given by:
(1)
where the poles ( ), zeros ( ) and DC gains
( ) are defined in the second column of Table I under
the usual assumptions expressed in the third column.
The transfer functions in (1) have bandpass character-
istics with a passband midgain, , also defined in the
second column of Table I. The fourth column gives
expressions for the input-referred thermal noise, ,
of the three structures, taking into account the contribu-
tions from the OTAs and the feedback resistors, .
Parameter  stands for the transistor slope factor [9]
and  amounts 1 for single-ended and 2 for fully-dif-
ferential amplifiers.
The fourth column of Table I also includes expressions
for the theoretical limit of the LNA noise efficiency
factor defined as [10]:
(2)
where  is the total supply current of the LNA,
†. OTAs are characterized by their transconductances, ; output resistanc-
es, ; capacitances ,  at the input and output terminals, respec-
tively; and noise excess factors  [11]. Sub-index  points out to
amplifiers A1 or A2.
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 is the thermal voltage, and  stands
for the LNA bandwidth which is essentially deter-
mined by the high-frequency pole, , as
(3)
In the following, such  theoretical limits are
explicitly derived for each LNA topology.
A. NEF for the CFN LNA
Assuming that the input differential pair of the
OTA is biased in weak inversion with a tail current,
, the total supply current of the CFN LNA can be
approximated by the expression
(4)
where  is an OTA-topology factor, and  is the
inversion coefficient [12]. Replacing (3) and (4) into
(2), taking also into account the expression for the
input referred noise, , in Table I, it can be found
that
(5)
where it has been assumed that . Given that
typically , the above expression can be further
approximated as,
(6)
B. NEF for the MIFN LNA
In this topology, the total supply current is deter-
mined by the sum of the current consumptions of the
two OTAs. Assuming weak inversion operation,
TABLE I. NEURAL AMPLIFIERS PERFORMANCE SUMMARY.
Topology Poles & ZerosMidband gain
Assumptions & Parameter 
Definitions Noise performance
Input-referred noise 
Minimum theoritical NEF
Input-referred noise 
Minimum theoritical NEF
 
Input-referred noise 
Minimum theoritical NEF
 Fig. 1. CFN topology.
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 Fig. 3. CAFN topology.
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where  and the last approximation
assumes low inversion coefficients, .
Replacing (3) and (7) into (2), and taking into account
the input referred noise, , in Table I, it can be
found that
(8)
where it has been assumed that . By derivating
(8) with respect , and equating to 0, it can be shown
that  is minimized if the transconductance
ratio satisfies the condition:
(9)
Replacing (9) into (8), the minimum noise efficiency is
thus given by:
(10)
C. NEF for the CAFN LNA
As can be observed in Table I, in this topology the
noise contribution of amplifier A2 is divided by a fac-
tor . Therefore, a large  value must be
chosen for decreasing noise. Under this condition,
CAFN exhibits a performance similar to the CFN
architecture with a  given by,
(11)
III. TRANSISTOR-LEVEL EXPLORATION
In order to quantify the pros and cons of the previ-
ous LNA topologies, we have realized a transis-
tor-level exploration of the architectures in a 0.13μm
CMOS technology. Common design objectives for the
three topologies, assumed single-ended, are a midband
gain of 47dB and an operation bandwidth from 250Hz
to 7kHz. In all cases, a cascode current mirror amplifier
[see Fig. 4(a)] has been used to implement A1 OTAs
whereas, a less noisy telescopic amplifier [see
Fig. 4(b)] has been selected for the A2 OTAs.
OTA-related parameters are  and  for
the current mirror amplifier, and  and 
for the telescopic OTA.
Given these target specifications, the transis-
tor-level exploration (applied to each LNA topology)
has consisted on identifying that configuration which
obtains the minimum area occupation for a given
input-referred noise value. Additionally, the  is
constrained to be no higher than 8% the minimum the-
oretical  derived in Section II. It is worth noting
that, for a fixed bandwidth and noise level, a low 
value also implies a reduced power consumption
according to (2).
As an illustration, Fig. 5 depicts the transistor-level
synthesis routine used for the CFN LNA (similar algo-
rithms have been also developed for the other LNAs).
The procedure uses as design variables the feedback,
, and load, , capacitances, and the inversion coef-
ficient of the amplifier . These variables also act as
running parameters in a optimization loop which eval-
uates at every iteration the accomplishment of the tar-
get specifications and select that valid configuration
with the minimum power consumption. The sizing pro-
cedure starts by guessing initial values for the OTA
parasitic capacitances, , and DC-gain, .
Using these values, the feedback factor, , and equiv-
alent closed-loop capacitance, , are computed
and, thereafter, the transcondutance, , and feed-
back resistor, , based on bandwidth specifications†.
A transistor-level sizing routine, similar to that
reported in [13], is then run to accurately estimate tran-
sistor sizes, bias currents and other electrical-level
parameters of the LNA. This routine uses look-up
tables of technology parameters, obtained from
batches of electrical-level simulations, to complete the
sizing task. At this point, the overall power consump-
tion of the OTA, area (estimated in terms of the
obtained sizes for transistors and capacitors), parasitics
and DC-gain can be calculated. These values for the
parasitics and DC-gain are compared to those origi-
nally estimated at the beginning of the procedure. If
discrepancies ( ) are higher than a user-defined toler-
ance value, ( ), the procedure is repeated again until
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in the transistor-level synthesis routine. Hence the transconductance, ,
and the feedback resistor, , in Fig. 5 depend on the finite DC gain, , and
the equivalent close-loop capacitance, ..
 Fig. 4. OTAs considered for the transistor-level implementation of
the LNAs: (a) current mirror OTAand (b) telescopic OTA.
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convergence is reached. 
The results of the exploration are shown in Fig. 6, in
which the power and area consumptions of the opti-
mum solutions, as well as their , are represented
against the input-referred noise. Plots are obtained
from electrical simulations of the final configurations
derived with the aforementioned synthesis routines.
Observe that  remain close to their minimum
theoretical values: 4.25 for the CFN and CAFN LNAs,
and 6.25 for the MIFN LNA. Also observe that, for a
given input-referred noise, the CFN topology performs
better in terms of area and power consumptions, con-
trary to what is claimed elsewhere [4], [6]. Further-
more, it can be noticed than the MIFN LNA obtains a
noise efficiency factor higher than the remaining
approaches due to the second OTA contribution.
Although the exploration has been realized for sin-
gle-ended LNA topologies, similar conclusions can be
drawn in the case of fully-differential structures, more
suitable for low-voltage environments.
IV. CONCLUSIONS.
This paper compares the performance of three
LNA topologies for neural spike recording applica-
tions. The study, based upon theoretical developments
and transistor-level explorations, reveals that the CFN
approach [1],[2],[5],[7] achieves the best performance
in terms of area and power consumptions for a given
input-referred noise specification.
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